

FEATURES

- Spread Spectrum Clock Generator with integrated 6x frequency multiplier.
- Input frequency range: 10MHz to 30MHz
- Output frequency range: 60MHz to 180MHz.
- Accepts input from external clocks or crystal.
- Selectable Center Spread SST modulation amplitude.
- Output Enable feature (OE).
- TTL/CMOS compatible outputs.
- 3.3V Operating Voltage.
- Low short term jitter.
- Available in 8-Pin 150mil SOIC.


DESCRIPTION

The PLL701-14 is a Spread Spectrum Clock Generator designed to reduce EMI in high-speed digital systems. Its spread spectrum modulation amplitude is selectable via the input selector pins. The chip multiplies any input from 10MHz to 30MHz by 6x. The chip provides an output Enable/Disable input permitting the user to tri-state the output.

SPREAD SPECTRUM SELECTION

SC1	SC0	FOUT	SST Modulation			
			Magnitude	Frequency	Туре	
0	0	X6	0.250%		± 0.125%	
0	1	X6	0.500%	Fin / 512	± 0.25%	
1	0	X6	0.750%		± 0.375%	
1	1	X6	n/a		SST turned off	

PIN CONFIGURATION




XIN/FIN = 10 \sim 30 MHz

Note: ^: Internal pull-up resistor (30 k Ω).



BLOCK DIAGRAM



PIN DESCRIPTION

Name	Number	Туре	Description		
XIN/FIN	1	I	Crystal input to be connected to fundamental parallel mode crystal.(C_L =18pF) or clock input.		
XOUT	2	0	Crystal output.		
SC0	3	I	Digital control input to select modulation rate. $30 \mathrm{k}\Omega$ internal pull-up.		
SC1	4	I	Digital control input to select modulation rate. $30 \mathrm{k}\Omega$ internal pull-up.		
GND	5	Р	Ground connection.		
FOUT	6	0	Modulated Clock Frequency Output (FOUT = 6 x FIN).		
OE	7		Output Enable. When low, Tri-states the outputs. $30 k\Omega$ internal pull-up.		
VDD	8	Р	3.3V Power Supply connection.		

FUNCTIONAL DESCRIPTION

Selectable spread spectrum and modulation rates

The PLL701-14 provides center spread modulation as well as selectable modulation rate. Selection is made by connecting pins 3 (SC0) and 4 (SC1) to a logical "zero" or "one", according to the Spread Spectrum Selection table on page 1.

Connecting a selection pin to a logical "one"

All selection pins have an internal pull-up resistor $(30k\Omega)$. This internal pull-up resistor will pull the input value to a logical "one" by default, i.e. when no connection is made to GND. No external pull-up resistor is therefore required for connecting a logical "one" upon power-up.

Connecting a selection pin to a logical "zero"

Pins 3 (SC0), 4 (SC1), and 7 (OE) simply need to be grounded to pull the input down to a logical "zero".



ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V _{DD}		4.6	V
Input Voltage, dc	Vi	-0.5	V_{DD} +0.5	V
Output Voltage, dc	Vo	-0.5	V _{DD} +0.5	V
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature*	TA	-40	85	°C
Junction Temperature	TJ		125	°C
Lead Temperature (soldering, 10s)			260	°C
ESD Protection, Human Body Model			2	kV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.

2. DC/AC Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Voltage	V _{DD}		2.97		3.63	V
Input High Voltage	Vih		0.7* V _{DD}			V
Input Low Voltage	VIL				0.3* V _{DD}	V
Input High Current	Іін				100	μA
Input Low Current	IIL				100	μA
Output High Voltage	Vон	Iон=5mA, Vdd =3.3V	2.4			V
Output Low Voltage	Vol	Iol=6mA, Vdd =3.3V			0.4	V
Innut Fraguenov	Fxin	When using a crystal	10		30	MHz
Input Frequency	Fin	When using reference clock	10		30	MHz
Maximum interruption of FIN		When using reference clock			100	μs
Load Capacitance	CL	Between XIN and XOUT*		18		pF
Short Circuit Current	lsc			50		mA
3.3V Dynamic Supply Current	Icc	No Load		20		mA

*Note: Pin XIN and XOUT each has a 36pF capacitance. When used with a XTAL, the two capacitors combined load the crystal with 18pF. If driving XIN with a reference clock signal, the load capacitance will be 36pF (typical).




3. TIMING CHARACTERISTICS


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Rise Time	Tr	Measured at 0.8V ~ 2.0V @ 3.3V	0.8	0.95	1.1	ns
Fall Time	Tf	Measured at 2.0V ~ 0.8V @ 3.3V	0.78	0.85	0.9	ns
Output Duty Cycle	DT		45	50	55	%
Cycle to Cycle Jitter	T _{cyc-cyc}	FOUT=72MHz @ 3.3V			100	ps



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.